zyphlar
61 lines
1.3 KiB
Plaintext
61 lines
1.3 KiB
Plaintext
{
|
|
"meta": {
|
|
"filename": "baby-mobile.kicad_pro",
|
|
"version": 1
|
|
},
|
|
"board": {
|
|
"design_settings": {
|
|
"defaults": {
|
|
"board_outline_line_width": 0.1,
|
|
"copper_line_width": 0.2,
|
|
"copper_text_size_h": 1.5,
|
|
"copper_text_size_v": 1.5,
|
|
"other_line_width": 0.15
|
|
},
|
|
"rules": {
|
|
"min_copper_edge_clearance": 0.3,
|
|
"min_hole_clearance": 0.25,
|
|
"min_track_width": 0.2,
|
|
"min_via_annular_width": 0.13,
|
|
"min_via_diameter": 0.6,
|
|
"solder_mask_to_copper_clearance": 0
|
|
}
|
|
},
|
|
"layer_presets": []
|
|
},
|
|
"libraries": {
|
|
"pinned_footprint_libs": [],
|
|
"pinned_symbol_libs": []
|
|
},
|
|
"net_settings": {
|
|
"classes": [
|
|
{
|
|
"bus_width": 12,
|
|
"clearance": 0.2,
|
|
"diff_pair_gap": 0.25,
|
|
"diff_pair_via_gap": 0.25,
|
|
"diff_pair_width": 0.2,
|
|
"line_style": 0,
|
|
"microvia_diameter": 0.3,
|
|
"microvia_drill": 0.1,
|
|
"name": "Default",
|
|
"pcb_color": "rgba(0, 0, 0, 0.000)",
|
|
"schematic_color": "rgba(0, 0, 0, 0.000)",
|
|
"track_width": 0.3,
|
|
"via_diameter": 0.6,
|
|
"via_drill": 0.3,
|
|
"wire_width": 6
|
|
}
|
|
]
|
|
},
|
|
"schematic": {
|
|
"legacy_lib_dir": "",
|
|
"legacy_lib_list": []
|
|
},
|
|
"sheets": [
|
|
[
|
|
"",
|
|
""
|
|
]
|
|
]
|
|
} |